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ABSTRACT
Parallel computing has contributed significantly to Defence applications. This field has helped
in the development of dedicated hardware/software for ballistic missile defence system. In parallel
computers, interprocessor communication mechanism strongly influences overall performance of the
system. If a parallel computer is composed of n processors and each processor has a performance p,
then the maximum potential of the system is np. The present review concentrates on interprocessor
communication. Crossbar and delta network is discussed in detail. Cogent XTM -a better solution
over crossbar network is also discussed.
The MIMD approach breaks large processing task
into sub-tasks and assigns search sub-task to different
processors. An intrinsic MIMD computer is tightly
coupled if physical connections are established via
memory sharing and microprocessors communicate
through a shared main memory. Otherwise, in loosely
coupled systems, links and logical communication can
be assimilated to packet switching. Each processor has
a set of 1/0 devices and a large local memory where
the processor accesses most of its instruction and data.
2. INTERCONNECTION NETWORK
Interconnection network basically refers to
communication between processors a~d the memory
modules and between the processors and the 110
systems. The parallel computers can be classified on
the internal structure of the interconnected network .
The single shared bus is widely used in parallel
systems. Here it is extremely difficult to eliminate bus
contention. It can be avoided to some extent by forming
the multiple bus network where each processor or
memory unit or 110 device is connected to one or more
of available buses. The crossbar interconnection
network is a multiple bus system, where all units like
I. INTRODUCTION
Rapid development of VLSI technology has
motivated a rich stream of research activity in the field
of multiple computer system. Detection and
interception of ICBMs, weather forecasting, mechanieal
modelling, image processing, neural networks,
computer vision, and fluid dynamics are some of the
application fields of parallel processing.
A multiple computer system includes multiple
processors, and these processors may communicate with
each other and cooperate at different levels to solve
any problem. Communication may take place either by
sending messages from one processor to another or by
sharing a common memory. It is controlled by one
operating system. There are various taxonomies for
parallel processing approaches, the field can be divided
into two categories: single instruction-multiple data
(SIMD) and multiple-instruction-multiple data
(MIMD).
The SIMD approach assigns data values to each of
the processors and then executes the same series of
operations on each of the data values in lockstep. Here,
multiple processing elements are supervised by same
control unit.
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Figure I. C~bar
Figure 2. Crosspoint functional structure in crossbar network.
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processing elements, memories and IJO devices are
interlinked as shown in Fig. 1. Other popular
interconnected networks include tree and hypercube
structures. Tree type structure is suited to certain special
kind of parallel processing. Where neighbouring
processors can communicate quite fast, but
communication between non-neighbouring processors
is slower and it requires intermediate processors to store
and forward message transfer. In n dimension
hypercube interconnection network 2° processors are
used and each processor is connected to n neighbours.
The hypercube structure has shown suitability to fairly
wide range of programm.ing tasks. However, relatively
very few hypercube structures are implemented
commercially.
The single bus, multiple bus and crossbar
interconnections are dynamic interconnection
structures. whereas tree and hypercube are static
interconnection structur-es. 1 his article discusses
crossbar switch and its modifications in detail, and a
solution proposed by the Cogent Research in
Beaverton, USA.
3. CROSSBAR CONNECTION
In nonblocking crossbar, there is separate path
available to each memory unit, as shown in Fig. I. It
is used to connect three groups of units o.={A., A2,
..., ~}, o2={E., E2, ..., Em} and o3={C1, ~, ...,
Cm} SO that any unit of 01 can be connected to any unit
of O2 or 03 but two units in the same group need not
be connected. For example, 01 could be a set of
processors, O2 could be a set of memory modules and
03 could be a set of 1/0 devices. In crossbar connection
each cross point is capable of switching parallel
transmission and resolving multiple requests for access
to the same memory module occurring during a single
memory cycle. These conflicting requests are handled
on a predetermined priority basis.
In the following discussion, the example of C.mmp
(Fig. 2) to implement the functional structure of a
crosspoint in a crossbar network is considered.
Step I: Each memory module request signal
(REO) to arbitration unit.
Step II : Processor with the highest priority is being
selected. Priority encoder decides the
selection
Step III : Arbitration module returns an
acknowledge signal (ACK) to the related
processor.
Step N : Selected processor initiates its memory
operation, and
Step v: Multiplexer module. multiplexes data
addresses of words within the module
using a 16-to-l multiplexer. The
multiplexer is controlled by the encoded
number of the selected processor, which
was generated by priority encoded with
the arbitration module.
Although crossbar networks have been employed
by a few computer systems, their hardware complexity
quickly becomes prohibitive as the number of
processors, memory modules and 1/0 devices increase.
One of other major difficulties with the crossbar is the
rapid growth rate of the number of connections that
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must be made when new processors, memories and YO
devices are added. Crossbar has the complexity of ff
connections, where n is the number of switches in
crossbar network. High cost of crossbar switches
prevents the growth of crossbar network.
connected to each other either with T (through) or X
(cross ) switch states which are dynamically set by control
logic associated with interconnected network. Delta
network possesses full access property since it is possible
to connect every processor (P;) to the other (~). An
example is shown to connect tw~ processors in Fig.
3(b ). Figure 4 shows one state of delta network. In delta
network it is not possible to establish a connection
between any pair of processors that are not using the
network, without altering the switch arrangements
already established to link other processor, resulting in
communication delay due to nonblocking property.
4. DELTA NETWORK
General an x bn delta network consists of an sources
and bn destinations, n number of stages and the ith stage
has an-I bn-l crossbar modules of size a x b. We will
explain data network by means of three stage 23 x 23
switching network (Fig. 3(a». The processor pairs are
5.
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PERFORMANCE COMPARISON OF CROSSBAR
AND DELTA NETWORKS
The assumptions for the analysis are :
(a) Each processor generates random and
independent request for a word in memory and
request are uniformly distributed over all memory
modules.
(b) At the beginning of every cy'cle, each processor
generates a new request with a probability r, and
(c) The requests which are blocked, i.e., not
accepted, are ignored.
Figure 3. three-state 23 X 23 delta switching network
5.1 Crossbar Network
Consider a x b crossbar networks with a processor
(source) and b memory (destination). We will analyse
the networks for finding thl- ",xpected bandwidth.
Bandwidth is expressed as the average number of
memory requests accepted per cycle.
Let r be the probability that a processor generates
a request during a cycle and q(i) be the probability that
i requests arrive during one cycle. Then
q(i) = BB;. r;.
-r)S-; (I)
where aB; is the binomial coefficient
Let E(/) be the expected number of requests
accepted by a x b crossbar during a cycle, given that i
requests arrives in the cycle.
Probability of a particular module requested is
(bi-(b-1J)/b'Figure 4. One state or delta network
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Table I. Probability or acceptance or
networks
crossbar and deltaThen expected number of acceptance, given in j
request is
E(l)=« b1-( b-l)'lb'.b) No. of processors
=«l-(b-l)/by.b) (2) Crossbar network
1.00
0.82
0.70
0.67
0.64
0.63
0:62
0.61
0.61
Delta network
1.00
0.93
0.82
0.60
0.41
0.40
0.39
0.37
0.30
Thus the expected bandwidth B(a,b), that is, the
average number of requests accepted per cycle is 2
4
8
16
32
64
128
256
B(a,b),= E E(I)q(I); O :5 i :5 p
= b-b(1-rlb)8 (3)
Let p A be the probability that an arbitrary request
will be accepted, than
PA=B(a,b)lra = (blra)-(b/ra)(1-rlb)3 (4)
Tablc 1 shows the probability of acceptance p A for
2nx2n and a x a crossbar networks. It is clear from the
table that the curve in crossbar approaches a constant
value whereas in delta network it continues to fall as
number of processors grows.
5..2 Delta Network
Consider delta network of size an x bn made of a x b
crossbar modules. Clearly an processors are connected
to b" memory m~ules. We can apply results of Eqn.
(3) of axb crossbar network since our assumption of
independent request holds good for a x b module in delta
network. Thus dividing Eqn. (3) by b (number of output
lines of axb module) gives the rate of requests on any
one of b output lines, thus we get
6. THE COGENT
1-(1-rlb)3 (5)
For any stage of delta network, rout (output rate of
request) is a function of Tin (input rate), thus
(1-rin/b)3 (6)rout
In a crossbar network, all the processors can share
a common communication bus; this ties up the bus if
two processors have a lot of data exchange bringing
communication for the rest of the system to a screeching
halt. To overcome this problem Cogent Research in
Beaverton, Oregon, USA suggested the Cogent's
desktop supercomputer, the XTM. Cogent's new
desktop supercomputer, the XTM can connect any
number of parallel processors without passing data
hand-to-hand through a network Of tying up a common
bus when there is lot of data to exchange. Instead, the
Cogent machine has a hybrid communication
architecture that has both a common bus and unique
network system.
Suppose processor A wants to send a large data to
processor B. If A sends data through the common bus,
it would tie up the bus as long as data communication
takes place between A and B, and this will lead to
communication bottleneck. Instead, A requests switch
for a direct connection to B. Upon request, the
intelligent crossbar switch can directly connect any two
processors in the network. Consequently any two
In delta network we have to recursively evaluate
the output rate of any stage starting at stage I. The
output rate of the final stage n determines the bandwidth
of delta network.
Let r; be the rate of requests on an output line of
stage i. Then B(an,b' of an anxbn delta network is
given by
B(an,bn) = bn.rn (7)
where r;= I-(I-(r;-,lb»3 and ro=r
The probability that a request will be accepted is
PA=b"rnlanr (8)
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trade-offs between processor throughput, communi-
cation delays, and the programming complexity.
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CONCLUSION APPENDIX
Parallel computers have been designed around a
variety of inter processor communication networks.
Shared bus is the easiest to implement and is most
common in smaller parallel computers. Due to rapid
advancement in VLSI technology, it has become
feasible to construct massively parallel systems based
on static interconnection structures as meshes, trees and
hypercubes. Another class of parallel computers
includes crossbar. multistage switching networks such
as delta network etc. These mechanisms exhibit various
PARALLEL PROGRAMMING LANGUAGE 'LINDA
Linda is an efficient, portable and easy to use parallel
programming language. Linda consists of a few simple operations
that embody the tuple space (TS). TS is a bag of tuples. where a
tuple is simply sequence of typed field. Linda provides operators for
dropping tuples into the bag. hauling tuples out, and reading these
without removing them. To locate the one combination offield. values
are to be searched since tuples do not have addresses. Linda also
supports live tuples. When a live tuple is dropped in it. it is envaluated
in parallel with the task dropped in. So. to create n parallel processes
simply drop n live tuples. There are four basic TS operation .
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out (t)-causes the tuple t to be added to TS, the executing process
continues immediately;
rd (s)-same as in (s), with actuals assigned to formals as before and
matched tuple remains in TS; and
eyal (tJ-same as out (t), except t is evaluated after it enters TS; eval
implicitly forks a new process to perform the evaluation.
linda is suitable for fast database access, expert database system;
for expert monitoring system, etc. Linda seems to contribute a lot,
to the new era of parallel software.
in (s)-<:auses some tuple t that matches the template s to be
withdrawn from TS, the value of the actuals in t are as signed to the
formals in s, and the execution process continues. In case more than
one matching t s are available, one is arbitrarily chosen. If no match
is being found, process suspends until one is available;
IR
